Цена: 11868.43 RUR
ПодробнееГруппа авторов Application of IC-MS and IC-ICP-MS in Environmental Research
модель не указана
34413918
Introduces the reader to the field of ion chromatography, species analysis and hyphenated methods IC-MS and IC-ICP-MS including the theory and theirs applications Covers the importance of species analysis and hyphenated methods in ion chromatography Includes practical applications of IC-MS and IC-ICP-MS in environmental analysis Details sample preparation methods for ion chromatography Discusses hyphenated methods IC-MS and IC-ICP-MS used in determining both the total element contents and its elements Details speciation analysis used in studying biochemical cycles of selected chemical compounds; determining toxicity and ecotoxicity of elements; food and pharmaceuticals quality control; and in technological process control and clinical analytics
не указано
Цена: 12130.48 RUR
ПодробнееBhattacharyya Lokesh Applications of Ion Chromatography in the Analysis of Pharmaceutical and Biological Products
модель не указана
33818342
This is a comprehensive source of information on the application of ion chromatography (IC) in the analysis of pharmaceutical drugs and biologicals. This book, with contributors from academia, pharma, the biotech industry, and instrument manufacturing, presents the different perspectives, experience, and expertise of the thought leaders of IC in a comprehensive manner. It explores potential IC applications in different aspects of product development and quality control testing. In addition, an appendix section gives information on critical physical and chromatographic parameters related to IC and information on current manufacturers of IC systems, columns, and other components.
не указано
Цена: 27990 RUR
ПодробнееМороженица Steba IC 150
IC 150
920370
Мороженица Steba IC 150
Steba
Цена: 6350 RUR
ПодробнееМороженица Steba IC 20
IC 20
772274
Мороженица Steba IC 20
Steba
Цена: 710 RUR
ПодробнееКартридж T2 IC-ET0816/IC-ET1116, совместимый
модель не указана
1715227446
Картридж T2 IC-ET0816/IC-ET1116, совместимый
T2
Цена: 713 RUR
ПодробнееКартридж T2 IC-ET0813/IC-ET1113, совместимый
модель не указана
1715227493
Картридж T2 IC-ET0813/IC-ET1113, совместимый
T2
Цена: 706 RUR
ПодробнееКартридж T2 IC-ET0814/IC-ET1114, совместимый
модель не указана
1715227675
Картридж T2 IC-ET0814/IC-ET1114, совместимый
T2
Цена: 19898 RUR
ПодробнееМороженица Steba IC 110
IC 110
756202
Мороженица Steba IC 110
Steba
Цена: 21190 RUR
ПодробнееМороженица Steba IC 110
IC 110
1152198
Мороженица Steba IC 110
Steba
Цена: 710 RUR
ПодробнееКартридж T2 IC-ET0812/IC-ET1112, совместимый
модель не указана
1715227177
Картридж T2 IC-ET0812/IC-ET1112, совместимый
T2
Цена: 722 RUR
ПодробнееКартридж T2 IC-ET0923/IC-ET1083, совместимый
модель не указана
1715227392
Картридж T2 IC-ET0923/IC-ET1083, совместимый
T2
Цена: 4982 RUR
ПодробнееМороженица Steba IC 30
IC 30
666932
Мороженица Steba IC 30
Steba
Цена: 6750 RUR
ПодробнееМороженица Steba IC 30
IC 30
920368
Мороженица Steba IC 30
Steba
Цена: 7489.5 RUR
ПодробнееИзмельчитель льда Gastrorag IC-777
IC-777
959280
Измельчитель льда Gastrorag IC-777
Gastrorag
Цена: 15052.43 RUR
ПодробнееMing-Dou Ker Transient-Induced Latchup in CMOS Integrated Circuits
модель не указана
43567395
The book all semiconductor device engineers must read to gain a practical feel for latchup-induced failure to produce lower-cost and higher-density chips. Transient-Induced Latchup in CMOS Integrated Circuits equips the practicing engineer with all the tools needed to address this regularly occurring problem while becoming more proficient at IC layout. Ker and Hsu introduce the phenomenon and basic physical mechanism of latchup, explaining the critical issues that have resurfaced for CMOS technologies. Once readers can gain an understanding of the standard practices for TLU, Ker and Hsu discuss the physical mechanism of TLU under a system-level ESD test, while introducing an efficient component-level TLU measurement setup. The authors then present experimental methodologies to extract safe and area-efficient compact layout rules for latchup prevention, including layout rules for I/O cells, internal circuits, and between I/O and internal circuits. The book concludes with an appendix giving a practical example of extracting layout rules and guidelines for latchup prevention in a 0.18-micrometer 1.8V/3.3V silicided CMOS process. Presents real cases and solutions that occur in commercial CMOS IC chips Equips engineers with the skills to conserve chip layout area and decrease time-to-market Written by experts with real-world experience in circuit design and failure analysis Distilled from numerous courses taught by the authors in IC design houses worldwide The only book to introduce TLU under system-level ESD and EFT tests This book is essential for practicing engineers involved in IC design, IC design management, system and application design, reliability, and failure analysis. Undergraduate and postgraduate students, specializing in CMOS circuit design and layout, will find this book to be a valuable introduction to real-world industry problems and a key reference during the course of their careers.
не указано
Цена: 20659 RUR
ПодробнееМороженица Steba IC 150
IC 150
666933
Мороженица Steba IC 150
Steba
Страницы: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100
The book all semiconductor device engineers must read to gain a practical feel for latchup-induced failure to produce lower-cost and higher-density chips. Transient-Induced Latchup in CMOS Integrated Circuits equips the practicing engineer with all the tools needed to address this regularly occurring problem while becoming more proficient at IC layout. Ker and Hsu introduce the phenomenon and basic physical mechanism of latchup, explaining the critical issues that have resurfaced for CMOS technologies. Once readers can gain an understanding of the standard practices for TLU, Ker and Hsu discuss the physical mechanism of TLU under a system-level ESD test, while introducing an efficient component-level TLU measurement setup. The authors then present experimental methodologies to extract safe and area-efficient compact layout rules for latchup prevention, including layout rules for I/O cells, internal circuits, and between I/O and internal circuits. The book concludes with an appendix giving a practical example of extracting layout rules and guidelines for latchup prevention in a 0.18-micrometer 1.8V/3.3V silicided CMOS process. Presents real cases and solutions that occur in commercial CMOS IC chips Equips engineers with the skills to conserve chip layout area and decrease time-to-market Written by experts with real-world experience in circuit design and failure analysis Distilled from numerous courses taught by the authors in IC design houses worldwide The only book to introduce TLU under system-level ESD and EFT tests This book is essential for practicing engineers involved in IC design, IC design management, system and application design, reliability, and failure analysis. Undergraduate and postgraduate students, specializing in CMOS circuit design and layout, will find this book to be a valuable introduction to real-world industry problems and a key reference during the course of their careers.